WHAT IS CLAIMED IS:

pending instruction;

[]

B

7	Λ.	ペヘキヘ	22222222	$\alpha \cap m \cap r \cap \alpha$	ına.
.	A (1414	processor	CHIBITIS	i ilu :

an instruction execution pipeline comprising N processing stages, each of said N processing stages capable of performing one of a plurality of execution steps associated with a pending instruction being executed by said instruction execution pipeline; a data cache capable of storing data values used by said

a plurality of registers capable of receiving said data values from said data cache;

a load store unit capable of transferring a first one of said data values from said data cache to a target one of said plurality of registers during execution of a load operation;

a shifter circuit associated with said load store unit capable of one of a) shifting, b) sign extending, and c) zero extending said first data value prior to loading said first data value into said target register; and

bypass circuitry associated with said load store unit capable of transferring said first data value from said data cache directly to said target register without processing said first data value in said shifter circuit.

2

3 []]

12. 1

12

==3

4

11.14 tant tant

1

2

- 2. The data processor as set forth in Claim 1 wherein said bypass circuitry transfers said first data value from said data cache directly to said target register during a load word operation.
 - 3. The data processor as set forth in Claim 2 wherein said bypass circuitry transfers said first data value from said data cache directly to said target register at the end of two machine cycles.
 - 4. The data processor as set forth in Claim 1 wherein said shifter circuit one of a) shifts, b) sign extends, and c) zero extends said first data value prior to loading said first data value into said target register during a load half-word operation.
 - 5. The data processor as set forth in Claim 4 wherein said shifter circuit loads said shifted first data value into said target register at the end of three machine cycles.

2

3

Mr. West Mr. H.

]]1 |---

12

|=| |1] |1]1

1) 2)2

1

- 1 6. The data processor as set forth in Claim 1 wherein said 2 shifter circuit one of a) shifts, b) sign extends, and c) zero 3 extends said first data value prior to loading said first data 4 value into said target register during a load byte operation.
 - 7. The data processor as set forth in Claim 6 wherein said shifter circuit loads said shifted first data value into said target register at the end of three machine cycles.
 - 8. The data processor as set forth in Claim 1 wherein said bypass circuitry comprises a multiplexer having a first input channel coupled to a data output of said data cache.
 - 9. The data processor as set forth in Claim 8 wherein said multiplexer has a second input channel coupled to an output of said shifter circuit.

19

10

|=\ |**1**|1

12

13

14

<u>1</u>5

16

17

18

19

20

- 1 10. For use in a processor comprising an N-stage execution 2 pipeline, a data cache, and a plurality of registers, a method of 3 loading a first data value from the data cache into a target one of 4 the registers, the method comprising the steps of:
- determining if a pending instruction in the execution pipeline is one of a load word operation, a load half-word operation, and a load byte operation;
 - in response to a determination that the pending instruction is a load half-word operation, transferring the first data value from the data cache to a shifter circuit and shifting the first data value prior to loading the first data value into the target register; and
 - in response to a determination that the pending instruction is a load byte operation, transferring the first data value from the data cache to a shifter circuit and shifting the first data value prior to loading the first data value into the target register
 - in response to a determination that the pending instruction is a load word operation, transferring the first data value from the data cache directly to the target register without processing the first data value in the shifter circuit.

il and

<u>.</u> [2

113

The state of the s

- 1 11. The method as set forth in Claim 10 wherein the step of transferring the first data value requires two machine cycles during a load word operation.
- 1 12. The method as set forth in Claim 10 wherein the step of 2 transferring the first data value requires three machine cycles 3 during a load half-word operation.
 - 13. The method as set forth in Claim 10 wherein the step of transferring the first data value requires three machine cycles during a load byte operation.

14. A processing system comprising:				
a data processor;				
a memory coupled to said data processor;				
a plurality of memory-mapped peripheral circuits coupled				
to said data processor for performing selected functions in				
sociation with said data processor, wherein said data processor				
comprises:				
an instruction execution pipeline comprising N				
processing stages, each of said N processing stages capable of				
performing one of a plurality of execution steps associated				
with a pending instruction being executed by said instruction				
execution pipeline;				
a data cache capable of storing data values used by				
said pending instruction;				
a plurality of registers capable of receiving said				
data values from said data cache;				
a load store unit capable of transferring a first				
one of said data values from said data cache to a target one				
of said plurality of registers during execution of a load				
operation;				
a shifter circuit associated with said load store				

unit capable of one of a) shifting, b) sign extending, and c)

2

3

4

25

26

27

28

zero extending said first data value prior to loading said first data value into said target register; and

bypass circuitry associated with said load store unit capable of transferring said first data value from said data cache directly to said target register without processing said first data value in said shifter circuit.

- 15. The processing system as set forth in Claim 14 wherein said bypass circuitry transfers said first data value from said data cache directly to said target register during a load word operation.
- 16. The processing system as set forth in Claim 15 wherein said bypass circuitry transfers said first data value from said data cache directly to said target register at the end of two machine cycles.
- 17. The processing system as set forth in Claim 14 wherein said shifter circuit one of a) shifts, b) sign extends, and c) zero extends said first data value prior to loading said first data value into said target register during a load half-word operation.

2

3

4

<u></u>

. [2

113

IJ1

[]2 []

3

1

2

- 1 18. The processing system as set forth in Claim 17 wherein 2 said shifter circuit loads said shifted first data value into said 3 target register at the end of three machine cycles.
 - 19. The processing system as set forth in Claim 14 wherein said shifter circuit one of a) shifts, b) sign extends, and c) zero extends said first data value prior to loading said first data value into said target register during a load byte operation.
 - 20. The processing system as set forth in Claim 19 wherein said shifter circuit loads said shifted first data value into said target register at the end of three machine cycles.
 - 21. The processing system as set forth in Claim 14 wherein said bypass circuitry comprises a multiplexer having a first input channel coupled to a data output of said data cache.
 - 22. The processing system as set forth in Claim 21 wherein said multiplexer has a second input channel coupled to an output of said shifter circuit.